

SHT Nº	ISSUE							SHT Nº	ISSUE						
	1	2	3	4	5	6	7		1	2	3	4	5	6	7
1	1	2	3	3				42							
2	1	1	1	1				43							
3	1	1	1	1				44							
4	1	1	1	1				45							
5	1	1	1	1				46							
6	1	1	2	3				47							
7	1	1	1	1				48							
8	1	1	1	1				49							
9	1	1	1	1				50							
10	1	1	1	1				51							
11	1	1	1	1				52							
12	1	1	1	1				53							
13	1	2	2	2				54							
14	1	2	2	2				55							
15	1	2	2	2				56							
16	1	1	1	1				57							
17	1	1	1	1				58							
18	1	1	1	1				59							
19	1	1	1	1				60							
20	1	2	2	2				61							
21	1	2	2	2				62							
22	1	2	2	2				63							
23	1	2	2	2				64							
24	1	2	2	2				65							
25	1	1	1	1				66							
26	1	1	1	2				67							
27	1	1	1	1				68							
28	-	-	1	1				69							
29	-	-	-	1				70							
30								71							
31								72							
32								73							
33								74							
34								75							
35								76							
36								77							
37								78							
38								79							
39								80							
40								81							
41								82							

ISSUE	1	2	3	4										
MOD Nº	1374	1505	1588	1796										
DATE	26-4-66	26-4-66	26-4-66	26-4-66										
DRAWN C. CLARKE	DATE 26-4-66				APPVD <i>R. Homburg</i>				SHEET 1 OF 29					
TITLE 920 B L.S.A. ELEMENT. LOGIC SYMBOLS & CIRCUIT DIAGRAMS.								FACING SHEET DRG. Nº 322 A 7191						

1



DRAWN C.A.C.  
 CHECKED CS 456  
 APPROVED ERV  
 DATE 26-4-66  
 INITIALS C.A.C.

ISSUE No 1  
 A.R. No 1374  
 DATE 26-4-66  
 INITIALS C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

L.S.A. DESIGN NOTES.

INSTRUCTION SHEET  
 322 A 7191

SHEET No 2  
 OF

L.S.A. No. AND NAME	B.S. LOGIC SYMBOL	I/P THRESHOLD VOLTAGE AT 25°C	MAX. FAN OUT LOAD IN UNIT INPUTS			REMARKS.
			0 - 80°C	-20 - 80°C	-40 - 90°C	
01 2 INPUT NAND GATES		1.2	11	9	8	+6V RAIL  2.2K ±5% GENERAL A UNIT INPUT:  DIODE PURCH. 101. 1 INPUT = 1 UNIT INPUT TYPICAL SWITCH ON TIME = 10ns. (O/P -VE GOING) FROM +2V TYPICAL SWITCH OFF TIME = 15ns. (O/P +VE GOING) TO +1.2V. SPEED OF +VE GOING EDGE DETERMINED BY No. OF FAN OUT, STRAY CAPACITY, CAPACITY OF BACK BIASED DIODES & UNSELECTED LOADS. CAPACITIVE LOADING COULD TOTAL 200 PF. AND CAUSE 50ns. DELAY, THIS MAY BE REDUCED BY ADDING AN R TO +6V. BUT AVAILABLE FAN OUT IS REDUCED. E.G. PULL UP OF 2K REDUCES FAN OUT BY 1 UNIT.
02 3 INPUT NAND GATES		1.2	11	9	8	USED FOLLOWING A MATRIX DIODE. 1 INPUT = 0.6 UNIT INPUTS.  AS FOR L.S.A'S 01, 02 AND 03.
03 4 1/2 NAND GATE PLUS 2 INVERTERS		1.2	11	9	8	
04 CONTROL MATRIX WAVEFORM AMPLIFIERS		2.5	3	2	2	
05		1.2	11	9	8	



L.S.A. No. AND NAME.	B.S. LOGIC SYMBOL	I/P THRESHOLD VOLTAGE AT 25°C	MAX. FAN OUT LOAD IN UNIT INPUTS.			REMARKS
			0-80°C	-20-80°C	-40-80°C	
06		1.2	11	9	8	<p>GENERAL +6V RAIL — 2.2KΩ ± 5% — DIODE PURCH 101</p> <p>A UNIT INPUT = </p> <p>AS FOR LSA'S 01, 02, AND 03.</p>
07 PULSE GENERATORS		2.4	17	16	14	<p>Δ = 100ns. ± 10% 1 INPUT = 3 UNIT INPUTS. USED WITH LSA 08 (2.4V. REF. GEN) LEADS SHOULD BE KEPT SHORT TO AVOID +VE GOING O/P PULSES BEING SHORTENED. SEE NOTES ON C. LOADING IN LSA'S 01, 02 AND 03.</p>
08 VOLTAGE REFERENCE		—	50	50	50	<p>USED AS 2.4 V REFERENCE SUPPLIER TO PULSERS 07, 09, 13 AND 14. A PULSER INPUT FOR THIS LSA = 2.0 UNIT INPUTS.</p>
09 PULSE GENERATOR		2.4	17	16	14	<p>1 INPUT = 3 UNIT INPUTS. Δ = 470 n.s. ± 10% USED WITH LSA 08.</p>
11 CABLE TRANS-MITTERS		1.2	6	4	3	<p>1 INPUT = 1 UNIT INPUT. USED PRECEDING LSA 12 OR LSA 17.</p>

DRAWN C.A.C.  
 CHECKED CS 456  
 APPROVED E.A.T.  
 DATE 10/5/66

ISSUE No. 1  
 A.R. No. 1374  
 DATE 26-4-66  
 INITIALS C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

L.S.A. DESIGN NOTES:

INSTRUCTION SHEET  
 322A 7191

SHEET No 3  
 OF



L.S.A. No AND NAME	B.S. LOGIC SYMBOL	I/P THRESHOLD VOLTAGE AT 25°C	MAX. FAN OUT LOAD IN UNIT INPUTS			REMARKS.
			0 - 80°C	-20 - 80°C	-40 - 80°C	
12 CABLE RECEIVERS		2.0	31	30	26	<p>GENERAL</p> <p>+6V RAIL  2.2kΩ ± 5% DIODE PURCH 101</p> <p>A UNIT INPUT</p> <p>USED FOLLOWING LSA 11 - FAN OUT CALC. WHEN CONNECTED TO LSA 11.</p>
13 PULSE GENERATORS		2.4	17	16	14	<p>1 INPUT = 9 UNIT INPUTS. Δ = 330 ns. ± 10%</p> <p>USED WITH LSA 06.</p>
14 PULSE GENERATOR		2.4	17	16	14	<p>1 INPUT = 3 UNIT INPUTS. Δ = 660 ns. ± 10%</p> <p>USED WITH LSA 08</p>
15 2 I/P NAND GATE PLUS 2 INVERTING DRIVERS.		1.2	19	16	14	<p>1 INPUT = 2.2 UNIT INPUTS. LARGER FAN OUT THAN LSA 01 ETC. 390 Ω PULL UP AT O/P PROVIDES GOOD +VE EDGES. SUITABLE FOR GATEING 100ns. PULSE INTO REGISTERS.</p> <p>AS FOR LSA'S 01, 02 AND 03.</p>
16 F-MINILOG DRIVERS.		1.2	9	8	7	<p>1 INPUT = 2.2 UNIT INPUTS. LARGER FAN OUT THAN LSA 01 ETC. 390 Ω PULL UP AT O/P PROVIDES GOOD +VE EDGES. SUITABLE FOR GATEING 100ns. PULSE INTO REGISTERS.</p> <p>1 INPUT = 1 UNIT INPUT.</p>

DRAWN C.A.C.  
 CHECKED CS 456  
 APPROVED *RV*  
 DATE 10/5/66

ISSUE No. 1  
 AX No. 1374  
 DATE 26-4-66  
 INITIALS C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

L.S.A. DESIGN NOTES.

INSTRUCTION SHEET

322A7191

SHEET No 4  
 OF



DRAWN: C.A.C. ISSUE No. 1  
 CHECKED: CS456 AS No. 1374  
 APPROVED: [Signature] DATE: 26-4-66  
 DATE: 10/5/66 INITIALS: C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

L.S.A. DESIGN NOTES.

INSTRUCTION SHEET


322A 7191

SHEET No 5  
OF

L.S.A. No. AND NAME	B.S. LOGIC SYMBOL	I/P THRESHOLD VOLTAGE AT 25°C	MAX. FAN OUT LOAD IN UNIT INPUTS.			REMARKS.
			0-80°C	-20-90°C	-40-80°C	
17 PAPER TAPE RECEIVER.		2.0	30	29	25	GENERAL +6V RAIL A UNIT INPUT: USED FOLLOWING LSA 11 - FAN OUT CALC. WHEN CONNECTED TO LSA 11.
18 SINGLE I/P NOISE REJECTION INVERTORS		2.0	28	26	23	1 INPUT = 2.2 UNIT INPUTS. USUALLY USED FOLLOWING A KEY SWITCH TO AVOID SWITCH NOISE. Δ ± 1ms.
19 & 20 DELAY		3.0	20	19	17	1 INPUT = 1 UNIT INPUT. USUALLY USED IN POWER SUPPLY LOGIC. Δ ± 94ms.
19 & 21 DELAY		3.0	20	19	17	1 INPUT = 1 UNIT INPUT. USUALLY USED IN POWER SUPPLY LOGIC. Δ ± 22ms.
22 TWO I/P TRANSMITTERS.		0				1 INPUT = 2.2 UNIT INPUTS. USED PRECEDING LSA 23. DATA O/P TO 50Ω COAX. MAY DRIVE UP TO 2 SELECTED AND 10 UNSELECTED LSA 23'S.



REMARKS.



GENERAL. A UNIT INPUT = DIODE PURCH 101

USED WITH L.S.A. 22 23 & 44 DATA INPUT FROM 20' OF 50ms COAX GIVES DELAY FROM 1/P LSA 22 TO O/P LSA 23  
 +VE EDGE IS TYPICALLY 80 n.s. (60 n.s. DUE TO CABLE).  
 -VE EDGE IS TYPICALLY 120 n.s. (60 n.s. DUE TO CABLE).

1 INPUT = 2.2 UNIT INPUTS. USED AS A SELECTION DRIVER FOR LSA 23.  
 IN O/P LOADING CALC. A SELECTED LSA 23 = 4.0 UNIT INPUTS  
 AND ANY O/P LOAD ON THE LSA 23 SHOULD BE ADDED TO LSA 28 TOTAL.

AS FOR LSA 01, 02 & 03  
 INPUTS 1, 3 & 5 HAVE A HIGH THRESHOLD FOR USE FOLLOWING AN L.S.A. 23

L.S.A. No. AND NAME	B.S. LOGIC SYMBOL	I/P THRESHOLD VOLTAGE AT 25°C	MAX. FAN OUT LOAD IN UNIT INPUTS.		
			0-80°C	-20-80°C	-40-80°C
23 GATED RECEIVERS		2.0	9	6	4
24-27	USED BY D.R.D.				
28 2 1/P NAND GATES.		1.2	28	26	23
43 VOLTAGE RAIL SENSING			1	1	1
44 2 1/P NAND GATES		1.2	11	9	8

DRAWN	C.A.C.	ISSUE No.	1	2	3
CHECKED	CS 456	A.P. No.	1374	1588	1796
APPROVED		DATE	26-4-66	26-8-66	26-11-66
DATE	16/5/66	INITIALS	C.A.C.	KG	



ELLIOTT BROTHERS (LONDON) LTD.

L.S.A. DESIGN NOTES.




INSTRUCTION SHEET  
 322A 7191

SHEET No 6  
 OF





DIODES ARE PURCH. 101  
TRANSISTORS ARE PURCH. 100



DRAWN: C.A.C. ISSUE No. 1  
CHECKED: CS456 A.R. No. 1374  
APPROVED: [Signature] DATE 26-4-66  
TYPE: [Signature] INITIAL C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE



LSA 01  
2-INPUT NAND GATE 920B

INSTRUCTION SHEET




322A7191

SHEET No 7  
OF





DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPR. VED.	ERM	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE



L.S.A. 02.  
3 - INPUT NAND GATE 920 B

INSTRUCTION SHEET


322A7191

SHEET No 8  
OF





DIODES ARE PURCH. 101  
TRANSISTORS ARE PURCH 100



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPROVED	<i>[Signature]</i>	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE



L.S.A. 03  
4-INPUT NAND GATE + 2 INVERTERS 9208

INSTRUCTION SHEET





322A7191

SHEET No 9  
OF





DIODES ARE PURCH 101.  
TRANSISTORS ARE PURCH 100.



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS456	A.R. No.	1374
APPR. VED.	ERK	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.



TITLE  
L.S.A. 04  
CONTROL MATRIX WAVEFORM AMPLIFIERS 920B

INSTRUCTION SHEET



322 A7191

SHEET No 10  
OF





DIODES ARE PURCH 101  
TRANSISTOR ARE PURCH 100.



DRAWN	CAC.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPR VED	<i>Ed</i>	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE



L.S.A. 05  
920B.

INSTRUCTION SHEET



322A 7191

SHEET No 11  
OF





DIODES ARE PURCH 101.  
TRANSISTORS ARE PURCH 100.



DRAWN	CAC.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPR VED	<i>[Signature]</i>	DATE	26-4-66
DATE	14/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE\*



L.S.A. 06  
920 B

INSTRUCTION SHEET

322A7191


SHEET No 12  
OF





PULSE WIDTH ( $\Delta$ ) =  $Cns$  (WHERE  $C$  = CAPACITANCE IN  $\mu F$ .)

DIODES ARE PURCH 101.  
TRANSISTORS ARE PURCH 100



LSA. No.	C1	C2
07	100	100
13	330	330
34	100	330


NOTE:-  
PULSE WIDTH (+VE). PULSE TRIGGERED BY ANY INPUT REVERTING TO '0' PROVIDING ALL I/P'S HAVE BEEN '1' FOR GREATER THAN 1/2 SEC. 1/P 4. - 2.4V. REFERENCE VOLTAGE.

DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPROVED	E.M.	DATE	26-4-66	29-6-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.


TITLE	L.S.A. 07, 13, 34 PULSE GENERATORS. 920B	INSTRUCTION SHEET	322A 7191	SHEET No 13 OF
-------	---	-------------------	-----------	-------------------







I/P 6 VARIES O/P 11 VOLTAGE FOR MARGINAL TEST.

O/P 11 PROVIDES 2.4V REF.



TRANSISTORS ARE MM 2712



DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPROVED	Y.L.V.	DATE	26-4-66	29-6-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE


L.S.A. 08  
VOLTAGE REFERENCE 9208

INSTRUCTION SHEET

322A7191

SHEET No 14  
OF






PULSE WIDTH ( $\Delta$ ) =  $C \tau$ . (WHERE  
C = CAPACITANCE IN pF)

DIODES ARE PURCH 101,  
TRANSISTORS ARE PURCH 100.

LSA.No.	C1
09	470

14	680
----	-----



NOTE:-

PULSE WIDTH (+VE), PULSE TRIGGERED BY ANY INPUT  
REVERTING TO '0' PROVIDING ALL I/P'S HAVE BEEN '1'  
FOR  $> N/2$  SEC.

I/P 4 - 2.4V REFERENCE VOLTAGE.

DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No	1374	1505
APPROVED	<i>[Signature]</i>	DATE	26-4-66	29-6-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C

ELLIOTT BROTHERS (LONDON) LTD.

TITLE







L.S.A. 09, 14,  
PULSE GENERATOR, 920B

INSTRUCTION SHEET

322A 7191

SHEET No 15  
OF





DIODES ARE PURCH 101.  
TRANSISTORS ARE PURCH 100.

DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPROVED	[Signature]	DATE	26-1-66
DATE	16/5/62	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.



TITLE  
L.S.A. II  
CABLE TRANSMITTERS '9208

INSTRUCTION SHEET




322A7191

SHEET No 16  
OF





DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS456	A.R. No.	1374
APPROVED	ERW	DATE	25-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE




L.S.A. 12.  
CABLE RECEIVERS 920B

INSTRUCTION SHEET


322A 7191

SHEET No 17  
OF





DIODES ARE PURCH 101  
 TRANSISTORS ARE PURCH 100



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS 456	A.R. No.	1374
APPR VED	S.P.H.	DATE	26-4-66
DATE	1/5/66	INITIALS	C.A.C.




ELLIOTT BROTHERS (LONDON) LTD.

TITLE  
 L.S.A. 15  
 2-INPUT NAND GATE + 2 INVERTING DRIVERS


INSTRUCTION SHEET  
 322A7191

SHEET No 18  
 OF





DIODES ARE PURCH 101  
 TRANSISTORS ARE PURCH 100.



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS 466	AR No	1374
APPROVED	<i>[Signature]</i>	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.





TITLE  
 L.S.A. 16.  
 F-MINILOG DRIVERS 9206

INSTRUCTION SHEET


322A7191

SHEET No 19  
 OF





DIODES ARE PURCH 101  
 TRANSISTORS ARE PURCH 100.







DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPROVED	<i>[Signature]</i>	DATE	26-4-66	29-6-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.




FILE  
 L.S.A. 17.  
 PAPER TAPE RECEIVER 9208.

INSTRUCTION SHEET  
 322A 7191  
 SHEET No 20 OF





$\Delta \approx 1ms$



DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100

+6V ——— 21  
0V ——— 23  
-6V ——— 22

DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPR VED	<i>R.M.</i>	DATE	26-4-66	29-6-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.



TITLE  
L.S.A. 18.  
SINGLE I/P NOISE REJECTION INVERTER. 9208

INSTRUCTION SHEET


322A7191

SHEET No 21  
OF





ONLY USED FOLLOWING LSA. 20 OR 21. COMBINATION CIRCUIT GIVES DELAY ( $\Delta$ )  $\approx 10\text{ms}/\mu\text{F}$  WHERE  $\mu\text{F}$  IS CAPACITANCE OF LSA 20 OR LSA 21.



DIODE IS PURCH 101  
TRANSISTORS ARE PURCH 100

+6V ——— 21  
0V ——— 23

DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPR VED	ERK	DATE:	25-4-66	8-7-66
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.


L.S.A. 19  
DELAY 920B

INSTRUCTION SHEET



322A7191

SHEET No 22  
OF






ONLY USED PRECEDING L.S.A.  
 19. OVERALL DELAY  $\approx 10 \text{ ms}/\mu\text{F}$   
 WHERE  $\mu\text{F}$  IS CAPACITANCE OF  
 $C_1 + C_2$



ELEMENT	C1	C2
LSA 20	47 $\mu\text{F}$	47 $\mu\text{F}$
LSA 24	22 $\mu\text{F}$	1.0 $\mu\text{F}$
LSA 25	22 $\mu\text{F}$	0.047 $\mu\text{F}$



DRAWN	C.A.C.	ISSUE No.	1	2
CHECKED	CS 456	A.R. No.	1374	1505
APPROVED	S.R.V.	DATE	26-4-66	6-66
DATE	6/5/66	INITIALS	C.A.C.	R.W.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE


L.S.A. 20, 24, 25.  
 DELAY.

INSTRUCTION SHEET




322A 7191

SHEET No. 23  
 OF





ONLY USED PRECEEDING L.S.A  
 19. OVERALL DELAY  $\approx 10 m\mu F$   
 WHERE  $\mu F$  IS CAPACITANCE OF  
 $C_1$



DRAWN	C.A.C.	ISSUE No.	1	2						
CHECKED	CS 456	A.R. No.	1374	1505						
APPROVED	<i>ERL</i>	DATE	26-4-66	29-6-66						
DATE	16/5/66	INITIALS	C.A.C.	R.W.C.						

ELLIOTT BROTHERS (LONDON) LTD.

TITLE

L.S.A. 21.  
 DELAY.






INSTRUCTION SHEET

322A7191

SHEET No 24  
 OF



O/P'S 11, 12, 13, TO 50 Ω COAX.



DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100

+6V ———→ 21

DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS456	A.R. No.	1374
APPROVED	<i>[Signature]</i>	DATE	26-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE


L.S.A. 22.  
TWO INPUT TRANSMITTERS.

INSTRUCTION SHEET


322 A 7191

SHEET No 25  
OF








I/P'S 2, 4, 6. - DATA INPUTS FROM  
50Ω COAX



I/P'S 1, 3, 5. CONNECTED TO AN  
O/P OF AN LSA 28.



DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100.

-6V ——— 22

DRAWN: C.A.C.	ISSUE No: 1 2
REVISED: CS456	ARK No: 1374 1796
DESIGNED: J.R.V.	DATE: 26-4-66 26/1/66
16/5/66	INITIAL: C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.






L.S.A. 23  
GATED RECEIVERS.

INSTRUCTION SHEET


322 A 7191

SHEET No 26  
OF





DIODES ARE PURCH 101  
TRANSISTORS ARE PURCH 100.



DRAWN	C.A.C.	ISSUE No.	1
CHECKED	CS456	A.R. No.	1374
APPROVED	<i>[Signature]</i>	DATE	25-4-66
DATE	16/5/66	INITIALS	C.A.C.

ELLIOTT BROTHERS (LONDON) LTD.

TITLE




L.S.A. 28  
2-INPUT NAND GATES.

INSTRUCTION SHEET

322A7191

SHEET No 27  
OF





THE CHIEF ENGINEER MUST BE CONSULTED BEFORE THIS LSA IS USED ON ANY PROJECT OTHER THAN THE MARITIME STORE.

DRAWN KG.	ISSUE No. 1
CHECKED	A.R. No. 1588
APPROVED	DATE 26.8.66
DATE	INITIALS KG

ELLIOTT BROTHERS (LONDON) LTD.



LSA 43  
VOLTAGE RAIL SENSING

INSTRUCTION SHEET


322A 7191

SHEET No 28  
OF





DIODES ARE PURCH-101  
TRANSISTORS ARE PURCH-100



AWT: N.G.R.H. ISSUE No. 1  
POWER: CS P.H.S. S.A.R. No.  
REV: 892 P.H.S. DATE: 26.11.66  
INITIAL: J.H.

ELLIOTT BROTHERS (LONDON) LTD.

LSA 44  
2-INPUT NANDGATE 920B  
(USED IN CONJUNCTION WITH LSA23)

INSTRUCTION SHEET

322A7191

SHEET No 29  
OF